

METHOD FOR FABRICATING CLOSE SPACED MIRROR ARRAYS

Introduction

The present invention is directed to a method for fabricating close spaced mirror arrays, and more specifically to a method where microelectromechanical systems (MEMS) processing is used.

Background of the Invention

Modern optical switches require high densities of switch elements. Steerable mirrors need to be on a thin membranes which are formed a semiconductor crystal substrate. Such thin membranes need mechanical support usually provided by thick frames.

To form an array of steerable mirrors, two techniques are used. First, in conventional batch MEMS processing, a potassium hydroxide (KOH) etch or other suitable etch of single crystal silicon defines the individual membranes. Such a KOH etch follows the $\langle 111 \rangle$ crystal planes requiring a 54.74° sloped sidewall. This sidewall slope forces large spaces between the mirrors. An alternative technique is the use the reactive ion etching (RIE). This allows vertical sidewalls but is a slow single wafer at a time process requiring an expensive machine. The foregoing techniques thus forms a matrix of square membranes in which the steerable mirrors may be fabricated.

Object and Summary of Invention

It is therefore a general object of the present invention to provide an improved method for fabricating close spaced mirror arrays on a semiconductor crystal substrate.

In accordance with the above object there is provided a method for fabricating close spaced mirror arrays on a semiconductor crystal substrate where a mask is used for etching comprising the following steps of providing a substrate oriented with the $\langle 100 \rangle$ surface horizontal for placement of the mask over it and having an alignment feature on the perpendicular $\langle 110 \rangle$ crystal plane; providing a mask with perpendicular cross arms and a diamond centered on the cross arms the centers of the diamonds lying on a line offset from the $\langle 110 \rangle$ plane by 45 degrees when the mask is placed in the etching position; and doing an etch to provide an array of membranes for steerable mirrors with each mirror membrane being defined

by an octagon with four sides being a vertical etch back on the $\langle 100 \rangle$ plane and the alternating other four sides being defined by a $\langle 111 \rangle$ axis seeking etch.

Brief Description of Drawings

Fig. 1A is a plan view of a mask used for etching a semiconductor crystal as illustrated in Fig. 1B after an etch has been conducted.

Fig. 2A and 2B are respectively a mask and an etched semiconductor crystal substrate illustrating the improvement of the present invention.

Fig. 3 is a representation, partially cut-a-way, of a typical semiconductor crystal annotated with Miller indices.

Fig. 4 is a plan view of a silicon wafer as used in the present invention with crystal planes illustrated.

Fig. 5 is a diagrammatic representation of a matrix of steerable mirrors produced by the present invention in the context of a switching system.

Fig. 6 is a flow chart illustrating the method of the present invention.

Detailed Description of Preferred Embodiment

Referring first to Figs. 2A and 2B., fig. 2A is a mask structure 11 suitable for use in etching a semiconductive substrate 12 as shown in Fig. 2B. Crystal substrate 12 has a $\langle 100 \rangle$ crystal plane surface which is nominally horizontal as indicated and also a $\langle 110 \rangle$ perpendicular crystal plane. There is also a slanted $\langle 111 \rangle$ plane.

Referring briefly to Fig. 3 a typical crystal of a semiconductor crystal substrate as used in the present invention is illustrated (which is partially truncated) with the $\langle 100 \rangle$ crystal plane being indicated and the various other planes in accordance with well-known Miller indices. When the representation of Fig. 3 is folded into a type of octagon structure the planes are in the orientation as indicated in Fig. 2B. Mask 11 illustrated in Fig. 2A is formed in a specific array as indicated where each mask portion for an individual membrane subassembly (in which a steerable mirror will be provided) includes a pair of crossed arms 13 and 14 with a superimposed diamond 16 on the center 17 of the crossed arms where they cross. The individual mask portions designated as 11a, 11b, 11c and 11d are arranged in a type of double triangular pattern where the interconnected centers 17 form a top triangle 19a and a bottom triangle 19b. The centers 17 of

the double triangle pattern lie on lines offset from the $\langle 111 \rangle$ crystal plane by 45 degrees, as indicated when the mask is placed in the etching position overlaying the semiconductor crystal substrate 12 of Fig. 2B. Thus, in effect, the mask array 11 has been rotated 45 degrees.

When the mask of Fig. 2A is used in this orientation to etch the semiconductor crystal substrate 12 of Fig. 2B, by a potassium hydroxide (KOH) or other suitable etch, octagonal membranes suitable for the fabrication of mirrors are formed indicated as 12a, 12b, 12c and 12d. Four sides 21a through 21d of the membrane are defined by a vertical etch back (undercuts) on the $\langle 100 \rangle$ plane. And the other four sides of the membrane 22a-22d are defined by a $\langle 111 \rangle$ axis seeking etch. With the use of the 45 degree rotated array of the mask of Fig. 2A, a very high density of membranes is provided; in fact, nearly double the normal array density.

Figs. 1A and 1B are useful for comparison where even if the an array of a mask 11' using cross arms and diamond shapes is used but in a more standard or orthogonal orientation as illustrated in Fig. 1A then the etched pattern Fig. 1B will result where although octagonal membranes suitable for formation of steerable mirrors are provided, this array still offers no density improvement over the current practice of the use of square membranes.

Fig. 4 is a silicon wafer 26 which has the $\langle 100 \rangle$ crystal plane with the $\langle 110 \rangle$ crystal plane already cut for proper orientation of the wafer. This is the wafer used in the context of Fig. 2B. When such a wafer is used in the method of the present invention, a large membrane array of for example 30 X 30 membranes as illustrated in Fig. 5 at 27 is provided. In other words, Fig. 2B illustrates only a portion of the final silicon wafer 27 illustrated in Fig. 5. Here steerable mirrors 28 are cut and etched in the individual membranes and as indicated are suspended by flexible springs or legs 29. Also appropriate steering or actuating devices are provided which are well known in the art. Thus, at the input several fibers would be aimed at individual mirrors and then by steering for example the mirror 28 a selected one of the group of output fibers 32 can route the fiber optic data to the proper location.

Fig. 6 summarizes the method of the present invention where in step 33 the appropriate semiconductor crystal substrate is provided. Then in step 34 the mask with cross arms and diamond is constructed and then an etch in step 36 using potassium hydroxide provides the array of membranes as defined above. Finally, step 37 relates to the final steerable mirror etch process where each membrane is etched to provide an NXN optical switch 27 as illustrated in Fig. 5.

[illegible]